Optimization of logic area for System on Programmable Chip based on hardware-software partitioning
نویسندگان
چکیده
T In this paper, we propose an approach based on hardware-software partitioning to minimize logic area of a SOPC circuit "System on a Programmable Chip". This approach minimizes the SOPC area while satisfying a time constraint. To minimize this area, we propose an algorithm to determine the critical path with the largest number of hardware tasks in a given data flow graph. Once these hardware tasks are determined, they will be implemented on the software. In this way we minimize the number of tasks used by the HW and increase the number of tasks used by the SW, where we have a minimization of the area.
منابع مشابه
Combined Partitioning Hardware-Software Algorithms
In recent years, meta-heuristics have become increasingly interesting in solving combinatorial problems including hardware-software partitioning. In this paper, we present a comparative study between some algorithms which involve meta-heuristics based on Tabu search, genetic algorithm and Binary Search Trees to address the problem of hardware-software partitioning. In fact, meta-heuristics can ...
متن کاملHardware-software Partitioning Algorithm Based on Binary Search Trees and Genetic Algorithm to Optimize Logic Area for Sopc
This paper presents an approach based on hardware/software partitioning to minimize the logic area of System on a Programmable Chip (SOPC) while respecting a time constraint. Our contribution focuses on introducing a new hardware/software partitioning algorithm. This algorithm is based on the principle of Binary Search Trees (BST) and genetic algorithms. It aims to define the tasks that will ru...
متن کاملSoftware-Compiled System Design: A Methodology for Field- Programmable System-on-Chip Design
With the proliferation of Field-Programmable System-onChip (FPSoC) devices such as Altera Excalibur and Xilinx Virtex II Pro, more system integrators are now facing the challenge of merging hardware and software design. This paper describes software-compiled system design, a methodology supporting the design of electronics containing both programmable logic and software-driven microprocessors. ...
متن کاملHardware software partitioning of control data flow graph on system on programmable chip
Description: A System On Programmable Chip (SOPC) is a circuit that integrates all components of an electronic system into a single chip. It may consist on memories, one or more microprocessors, interface devices, configurable logic blocs and other necessary components to achieve the intended function. In this work we aim to propose a new hardware-software partitioning algorithm of control data...
متن کاملAutomated Software Acceleration in Programmable Logic for an Efficient NFFT Algorithm Implementation: A Case Study
Non-equispaced Fast Fourier transform (NFFT) is a very important algorithm in several technological and scientific areas such as synthetic aperture radar, computational photography, medical imaging, telecommunications, seismic analysis and so on. However, its computation complexity is high. In this paper, we describe an efficient NFFT implementation with a hardware coprocessor using an All-Prog...
متن کامل